Optimization of PLL Synthesizer's LO Chain with Planar Filters for Enhanced Signal Integrity

C Michel, *Member, IEEE*, and Dr. Hugo Condori., Senior *Member, IEEE*

Abstract— **Phase-locked loop (PLL) synthesizers are essential parts of contemporary communication systems that guarantee accurate and steady signal creation. This work provides an optimization approach employing planar filters for the local oscillator (LO) chain of PLL synthesizers. Phase noise, spurious emissions, and other distortions are to be minimized in order to improve signal integrity through the integration of sophisticated planar filtering algorithms. Both simulation and experimental results verify the suggested optimization technique, showing notable improvements in performance measures including phase noise, signal-to-noise ratio (SNR), and overall system stability. These results demonstrate how planar filters can advance PLL synthesizer technology and provide a reliable solution for high-frequency radar and telecommunications applications.**

Index Terms—Oscillators, Frequencies, Voltaje, Diagrams, Filters.

I. INTRODUCTION

Phase-locked loop (PLL) synthesizers, which provide accurate and stable signals that are essential for the optimal performance of a wide variety of electronic devices, are an essential component of modern communication systems. However, phase noise, spurious emissions and other forms of distortion can cause significant signal quality problems in the local oscillator (LO) chain of a PLL. These problems can damage signal integrity and overall system performance. In this context, the use of planare filters appears to be a promising solution. Planare filters have the ability to mitigate these problems due to their low profile, easy fabrication and integration, and excellent filtering characteristics. By adding these filters to the LO chain, phase noise and spurious emissions are significantly reduced, which significantly improves system stability and signal-to-noise ratio (SNR). This paper presents a detailed technique for optimizing the LO chain of PLL synthesizers using planare filters, supported by simulation. The results show the potential of planare filters to advance PLL synthesizer technology, demonstrating significant improvements in key performance parameters. This optimization not only improves signal quality, but also offers a robust and efficient solution for demanding applications in telecommunications and radar systems. This marks an important step towards the development of more advanced and reliable communication systems.

II. PROCEDURES AND RESULTS

Several important techniques were implemented to optimize the LO chain of PLL synthesizers. To begin with, we measured the frequency stability and phase noise level in different PLL synthesizer configurations to determine whether planar filters are needed. We evaluated the fluctuations and stability of the output signal with high-precision signal analysis equipment and oscilloscopes. These measurements showed that planar filters were needed to improve signal integrity. We evaluated currently available PLL synthesizers to determine their limitations. Phase noise and stability tests were performed under different operating conditions to evaluate the quality of the generated RF signal. This allowed us to identify specific problems and areas for improvement by designing an optimized planar filtering system.

Using simulation tools such as PLLATINUMSIM, we designed a specific planar filter for the LO chain. The main objective of the design was to reduce phase noise and frequency stability. The passive loop filter components were tuned and the gain of the synthesizer charge pump was configured to achieve the desired performance. This design process was carried out repeatedly, changing parameters until the ideal configuration was reached. A combination of simulations and experimental tests were used to evaluate the optimized planar filtering system. The simulations allowed us to predict the behavior of the system in a variety of scenarios, and experimental tests confirmed these predictions in real environments. Phase noise and frequency stability were measured on the synthesized signal.

The results showed that the implementation of the optimized planar filter significantly improved the frequency stability of the output signal. The measurements showed a remarkable decrease in frequency fluctuations, confirming the higher accuracy and reliability of the optimized PLL system. In addition, the decrease in the value of the N-divider and the proper configuration of the loop filter components resulted in a significant reduction of the phase noise in the RF signal. Experimental data and simulations confirmed that the optimized system had superior performance compared to PLL synthesizers without the planar filter.

C Michel will graduate from the Universidad Privada Boliviana in June 2025 and is currently doing his undergraduate project on phase-locked loop (PLL) synthesizers.

Dr. Hugo Condori teaches at the Universidad Privada Boliviana and at the Universidad Mayor de San Andrés. He is well known for his work in RF and has received several awards for his articles



Fig. 1. Block diagram of a typical PLL synthesizer. This schematic illustrates the main components: the reference oscillator (OSC), the frequency dividers R and N, the phase detector/charge pump (K_{PD}), the loop filter (Z(s)), and the voltage-controlled oscillator (VCO). The reference oscillator provides the input signal $f_{OSC,}$ which is divided by R to obtain the phase detector input frequency f_{PD}. The phase detector compares this frequency with the output of the VCO divided by N, generating an error signal that is filtered and adjusted to control the VCO and stabilize the output frequency $f_{VCO.}$



Fig. 2. VCO Frequency and Phase.



Fig. 3. This figure shows a phase noise measurement setup with a signal generator, phase noise analyzer, and power splitter. The signal generator drives the PLL synthesizer, whose LO signal phase noise is analyzed by the phase noise analyzer.

In addition, the implementation of the planar filter significantly improved RF signal quality. For applications requiring high fidelity and accuracy in the RF signal, reduced interference and improved spectral purity were observed. PLL synthesizers that incorporated the planar filter were shown to be more effective in terms of stability and phase noise than those that did not.

V. Conclusion

In summary, Phase-locked loop (PLL) synthesizers use components such as phase detectors, charge pumps, VCOs and dividers to produce stable frequencies from a fixed input. The loop bandwidth affects the performance of important characteristics such as phase noise and lock-in time. The output frequency depends on the quality of the input signal, which can be an electronic signal or a crystal oscillator. In addition, highlighting its potential in high-frequency applications in telecommunications and radar systems, proper input connection and loop filter design, which can vary in order, are essential to optimize PLL performance.

VI. Future Plans

With the goal of advancing my career and exploring new frontiers in the field of radio frequency (RF) engineering, I am hoping to obtain a full IEEE scholarship to specialize in this field and complete my master's studies. My interest in RF has been reinforced by my current work in the antenna field and my desire to deepen my knowledge of microwave electronic devices. In addition, I intend to explore microcircuit robotics as a complementary area of expertise. By obtaining and analyzing more experimental data, and taking advantage of tools such as simulators, I plan to further investigate the physics of the devices, which will allow us to better exploit the utility of the device in regions that had not been of interest in the past. This combination of hands-on experience and academic training will prepare me to contribute significantly to the advancement of the field of RF and electronic devices in the future.

Acknowledgment

I would like to express my sincere thanks to my friends and family, as well as Dr. Hugo Condori, Dr. Erwin Veneros and Dr. Tommy Pozo for their unwavering support, inspiration and encouragement throughout my journey in the field of microwave engineering. Their guidance and mentorship have been invaluable in the completion of my project. I also wish to express my appreciation to the delegates of the MTTS conference for their valuable insights and contributions to my research. In addition, I am deeply grateful for the opportunity to be at the IMS2024 Event as I will be able to meet people of my much prestige. Finally, I thank Dr. Hugo Condori for his support in applying for the MTTS undergraduate scholarships, which have further enriched my academic and professional career.

References

[1] Pini, A. (2021, February 3). Los fundamentos de los sintetizadores de frecuencia de bucle bloqueado de fase. Digi-Key Electronics; Editores de Digi-Key de América del Norte. https://www.digikey.com/es/articles/the-fundamentals-of-phase-locked-loop-frequency-synthesizers

[2] Banerjee, D. (2017). PLL Perfomance, Simulation, and Design. Dog Ear Publishing. Obtenido de https://www.ti.com/lit/ml/snaa106c/snaa106c.pdf

[3] Govind Singh, P., & Sanjay, S. (2010). Comparative Study of PLL, DDS and DDS-based PLL Synthesis Techniques for Communication System. International Journal of Electronics Engineering, 40.

[4] Zamudio Saenz, F. J. (2015). Modelado y Diseño de un PLL con Oscilador Basado en Filtro Paso Banda. Instituto Nacional de Astrofísica, Óptica y Electrónica, Tonantzintla.