

Wideband Frequency Synthesizer with Low Phase Noise in CMOS Technology for Multi-Band Wireless Application

Wen Chen, *Graduate Student Member, IEEE*, and Xun Luo, *Senior Member, IEEE*

Abstract—In this report, we discuss the motivation, main idea, implementation, and measured results of our project that is focused on wideband frequency synthesizer with low phase noise in CMOS technology for multi-band wireless application. Firstly, a 21.8 to 41.6 GHz fractional-N sub-sampling PLL with dividerless unequal-REF-delay frequency-locked loop is introduced to achieve the low phase noise and low power consumption, simultaneously. Fabricated in a 40-nm CMOS technology, the PLL exhibits a fractional jitter from 133.3 to 159.2 fs. Consuming only $680\mu\text{W}$, the URD-FLL ensures that the PLL is correctly locked to the target frequency. Secondly, a 0.2 to 39.2 GHz PLL using DAC-based constant control voltage compensator and quad-mode 2nd harmonic filtering oscillator is proposed, which obtains low phase noise and low spur over the wide output frequency range. Prototyped in a 40-nm CMOS technology, the PLL achieves 66.2 fs jitter and -71.3 dBc reference spur.

Index Terms—CMOS, frequency synthesizer, frequency-locked loop, phase noise, sub-sampling, wideband.

I. INTRODUCTION

TO support multi-standard applications for wireless communications, the design of phase-locked loop (PLL) on a single chip is required to achieve the wide output frequency range, low phase noise, low spur, and low power consumption, simultaneously [1-2]. As a key component of PLL, the millimeter-wave (mmW) frequency dividers suffer from limited frequency range and consume the high power consumption. Therefore, mmW wideband PLL without divider should be investigated. Moreover, for a wideband PLL, large variation of VCO control voltage (V_C) exists in wideband frequency range. Due to the limited linear range of VCO and current matching range of charge pump (CP), such variation of V_C leads to large jitter and spur variations. Therefore, low variation of V_C is necessary for wideband PLL to achieve low jitter and low spur, simultaneously.

To address above issues, we proposed and developed a 21.8 to 41.6 GHz fractional-N sub-sampling PLL (SSPLL) with dividerless unequal-REF-delay frequency-locked loop (URD-FLL) [3] and a 0.2 to 39.2 GHz PLL using digital-to-analog converter (DAC)-based constant V_C compensator and quad-mode 2nd harmonic filtering oscillator [4]. Fabricated in 40-nm CMOS technology, the 21.8 to 41.6 GHz fractional-N SSPLL achieves the low phase noise and low power consumption. Meanwhile, the 0.2 to 39.2 GHz PLL shows the merits of low phase noise and low reference spur.

The authors are with the Center for Advanced Semiconductor and Integrated Micro-System, University of Electronic Science and Technology of China, Chengdu 611731, China.




Fig. 1. Architecture of the proposed fractional-N sub-sampling PLL with URD-FLL.

II. PROJECT OUTCOME

A. Fractional-N Sub-Sampling PLL with URD-FLL

Fig. 1 shows the block diagram of proposed fractional-N SSPLL with URD-FLL. Such URD-FLL consists of an unequal-delay references (i.e., REF_D) generator with the corresponding sample and hold circuits, an automatic VCO phase error ($\Delta\phi_{VCO}$) state detector, and an adaptive f_{out} corrector. The REF_D generator includes two types of REF delay cells that generate Ref1, Ref1', Ref2, and Ref2'. The slight delay Δt_1 is the time delay between Ref1' and Ref1 or between Ref2' and Ref2. The delay Δt_2 between Ref1 (Ref1') and Ref2 (Ref2') is equal to the target period of VCO signal. By controlling Δt_2 , the proposed SSPLL is locked to desired frequency f_0 . The REF_D sub-samples the differential VCO signals and obtain four sampling points (i.e., P_1 , P_1' , P_2 , and P_2'). The sampling voltages V_{P_1} , $V_{P_1'}$, V_{P_2} , and $V_{P_2'}$ are used for the automatic $\Delta\phi_{VCO}$ state detector. By using the four sampling voltages, the quadrants of P_1 and P_2 in one period of the VCO are obtained. The quadrants of P_1 and P_2 represent the relationship between the periods of VCO output T_{VCO} and the target output period (i.e., defined by Δt_2). By comparing the quadrants of P_1 and P_2 , the adaptive f_{out} corrector determines whether the output frequency has been locked correctly to f_0 or not. The EN is used to enable/disable the URD-FLL and I_{out} is utilized to correct the frequency. When $f_{out}=f_0$, $EN=0$ and $I_{out}=0$. Thus, the FLL doesn't affect the main loop phase locking and jitter performance. While the detected f_{out} doesn't equal f_0 , EN is set to 1 and the f_{out} corrector generates the I_{out} to charge or discharge the loop filter, until $f_{out}=f_0$. Thus, the output frequency is locked to a specific frequency (i.e., $1/\Delta t_2$), which achieves wideband correct frequency locking. The digital-to-time converter with sigma-delta modulator is introduced for fractional-N operation. A quad-mode oscillator is used to support the wide frequency range in mmW.

