

# A 325 GHz InP HBT Differential-Mode Amplifier

J. B. Hacker, *Senior Member, IEEE*, Y. M. Lee, H. J. Park, J.-S. Rieh, *Senior Member, IEEE*, and M. Kim, *Senior Member, IEEE*

**Abstract**—An MMIC amplifier operating at the highest reported frequency up to date for indium-phosphide double-heterojunction bipolar (DHBT) transistor technology is presented. The amplifier chain consists of seven unit-cell stages that contain differential-pair common-base HBTs and compact inverted microstrip matching networks. Amplifier operation in differential mode generates a virtual RF ground at a convenient location inside the unit cell. The measurements at 325 GHz show a small signal gain of 25 dB and a maximum output power of  $-1.5$  dBm. An amplifier gain of greater than 20 dB is observed over 60 GHz bandwidth extending from 285 to 345 GHz.

**Index Terms**—InP HBT, monolithic microwave integrated circuit (MMIC), terahertz amplifier.

## I. INTRODUCTION

TERAHERTZ front-end transceivers built from electronic ICs are the key components of small-aperture high-resolution imaging arrays and high data-rate communication systems. High-frequency InP transistors for both HEMT and HBT types with their cutoff frequencies reaching well into the terahertz range are now available, and integrated amplifier and oscillator circuits operating above 300 GHz have been demonstrated with supports from DARPA projects such as submillimeter wave imaging focal-plane-array technology (SWIFT) [1]. HEMT-based waveguide-module amplifiers have recently demonstrated better than 10 dB of gain at 0.48 THz [2] and 10 mW of output power at 338 GHz [3]. Comparable progresses are being reported on HBT amplifiers as in the case of a differential-mode amplifier exhibiting 17 dB of gain at 290 GHz [4]. This letter describes modifications made on the previous HBT amplifier design to achieve a considerable amount of improvements on the gain and bandwidth. In addition, the results of power measurement performed for the first time on HBT amplifiers at a frequency above 300 GHz are included.

## II. DEVICE TECHNOLOGY

The HBT structure is grown using molecular beam epitaxy and contains a 30 nm carbon-doped base layer and a 150 nm

Manuscript received October 21, 2010; revised December 27, 2010 and January 28, 2011; accepted February 11, 2011. Date of publication March 24, 2011; date of current version May 11, 2011. This work was supported by the IT R&D Program of MKE/KEIT [KI001855, Wireless Local Area Communication Systems on Tera Hertz Band].

J. B. Hacker is with the Teledyne Scientific Company, 1049 Camino Dos Rios, Thousand Oaks, CA 91360, U.S.A.

Y. M. Lee, H. J. Park, J.-S. Rieh, and M. Kim are with the School of Electrical Engineering, Korea University, Seoul 136-701, Korea (e-mail: mkim@korea.ac.kr).

Digital Object Identifier 10.1109/LMWC.2011.2116152




Fig. 1. Three interconnect metal layers used in the amplifier design.

N-InP collector region. The emitter contact is patterned using electron-beam lithography and formed using an Au-based electroplating process. A thin emitter semiconductor stack of less than 100 nm minimizes undercut during the self-aligned emitter mesa etch. After dielectric sidewall spacers are added to passivate the base-emitter junction and permit the formation of a self-aligned base contact, the remaining process flow follows that of a standard mesa-HBT process [5]. The device layer is passivated with an  $0.8 \mu\text{m}$  benzocyclobutene (BCB) layer before planarization etch is applied to expose the emitter post. The impedance matching network is built using three interconnect metal layers as shown in Fig. 1. In consideration of radiation loss and device location, inverted microstrip lines formed with  $1 \mu\text{m}$  thick M1 and M2 metals as the signal line and the ground plane are primarily used in the design. The fabrication technology also includes thin-film resistors ( $50 \Omega/\text{sq}$ ) on the device layer and MIM capacitors on the M1 layer. The devices that are selected for the amplifier design have an emitter area of  $0.25 \times 6 \mu\text{m}^2$ . When biased at a collector current density of  $1 \text{ mA}/\mu\text{m}^2$ , these devices show a dc beta of nearly 30 with an estimated  $f_T$  of 350 GHz and  $f_{\text{max}}$  of 750 GHz.

## III. AMPLIFIER DESIGN

In order to obtain better than 20 dB of gain above 300 GHz, seven identical unit-cell stages are connected in cascade to compensate for the low available gain from a single device. RF-ground connections normally require bulky bypass capacitors and M1-to-M2 vias resulting in extra phase delay and lower gain. These ground connections can be removed with the use of a virtual ground that is generated when the amplifier is driven in differential mode. Input and output baluns best suited to the interconnect-layer profile are designed for single-to-differential mode conversion over a broad frequency band.

### A. Unit Cell

The unit cell, with its schematic shown in Fig. 2(a), contains common-base differential-pair HBT devices. Initially, the HBTs in common-base configuration sustain more than 10 dB of available gain at 300 GHz unaffected by the base-to-collector para-




Fig. 2. Circuit schematics for the two main components in the amplifier design, (a) the unit cell and (b) the Marchant balun.

sitic capacitance. However, the available gain is lowered to 4 dB when a stabilizing shunt resistor of  $90 \Omega$  is added to the collector terminal. The main advantage of the CB configuration is in the implementation of a current-reuse dc-bias network where all the cascaded devices are biased in series using a single external power supply. The unit-cell matching network contains three short inverted microstrip sections with 300 GHz electrical lengths  $\theta_1$ ,  $\theta_2$ , and  $\theta_3$  of  $17^\circ$ ,  $5^\circ$ , and  $4^\circ$ , respectively. Short-circuited shunt stubs normally employed in dc-bias networks are purposely avoided to prevent narrow gain bandwidth. The width of all the microstrip sections is fixed at  $2 \mu\text{m}$  to maintain  $50 \Omega$  characteristic impedance. Electromagnetic (EM) simulations at 300 GHz indicate a small radiation loss of 0.4 dB, but a significant conductor loss of 2.4 dB for a  $520 \mu\text{m}$  line representing one wavelength when metal conductivity of  $4 \times 10^7 \text{ S/m}$  is assumed. The dc-bias network consisting of four resistors for each unit cell establishes a collector-to-emitter voltage of 1.35 V and a collector current of 10 mA with the resistances  $R_1$ ,  $R_2$ , and  $R_3$  of 90, 90, and  $200 \Omega$ , respectively. In addition to offering more compact unit-cell design, the differential-mode virtual ground prevents resistors  $R_2$  and  $R_3$  from interfering with the RF gain while the collector shunt resistor  $R_1$  improves stability at the expense of reduced gain and output power. The area of the unit-cell layout is  $30 \mu\text{m}$  wide and  $40 \mu\text{m}$  long.

### B. Marchant Balun

The three-port balun structure, as described in Fig. 2(b), essentially consists of two quarter-wave coupled-line sections. A broadband impedance matching at port 1 requires a large even-mode impedance of greater than  $100 \Omega$  obtainable with a rectangular opening in the M2 ground. An odd-mode impedance of  $25 \Omega$  is also necessary for an equal amount of power transfer to ports 2 and 3. A coupled-line structure using both M1 and M2 metals for broadside coupling is proposed to facilitate an accurate odd-mode impedance tuning. Slight adjustments are made




Fig. 3. (a) Marchant balun layout and (b) the measured results.

to the lengths of the coupled-line sections and the extra connecting lines to maintain a proper center frequency.

### C. Complete Amplifier

The Marchant baluns and the unit-cell chain are combined to complete the amplifier design. Extra matching networks using shunt stubs are inserted between the baluns and the unit-cell chain for  $50 \Omega$  matching. RF probe pads using M3 metal are added to the edge to complete the amplifier design. The dc bias is applied through the output balun and the collector terminals of the last-stage devices. The area of the final amplifier layout is  $680 \times 340 \mu\text{m}^2$ .

## IV. MEASUREMENT RESULTS

Amplifier  $S$ -parameters are measured using two types of network analyzer frequency-extension modules for 220–325 GHz (WR-3) and for 325–500 GHz (WR-2.2) bands. An inverted microstrip line,  $2 \mu\text{m}$  wide and  $150 \mu\text{m}$  long, shows an average insertion loss of 1.0 dB and an impedance matching of better than 10 dB near 300 GHz. Measurements on two separate circuits both containing a single balun with  $50 \Omega$  termination on the unprobed port as shown in Fig. 3(a) provide a full three-port data. The results in Fig. 3(b) show a phase offset close to  $180^\circ$  and an extra insertion loss of 2 dB over WR-3 band. Although the amplitude imbalance increases to 2 dB above 300 GHz, its impact on the amplifier gain is expected to be negligible. The  $S$ -parameter datasets for the two frequency bands are taken from the amplifier shown in Fig. 4(a) with the same dc bias of 9.5 V and 20 mA. At the boundary frequency of 325 GHz, the two




Fig. 4. (a) Amplifier layout, (b) the small signal, and (c) the power measurement results.

datasets show different gain values of 22.8 and 27.3 dB, indicating at least 4.5 dB of measurement uncertainty. Amplifier

gain of greater than 20 dB is obtained over 60 GHz ranging from 285 to 345 GHz as shown in Fig. 4(b). In addition, the gain curve responds accordingly to the dc bias, confirming a stable amplifier operation. The input and output return losses stay below 0 dB, showing similar frequency responses due to the losses present in the input and output baluns. The amplifier power measurement is carried out at 325 GHz with a multiplier chain from Virginia Diode, Inc., and an Erickson Instruments LLC PM4 power meter. A simple calibration process using an on-wafer microstrip delay line provides the path-loss estimation for the measurement system. The results plotted in Fig. 4(c) together with 25 dB gain reference line show that the maximum output power approaches  $-1.5$  dBm while the 1 dB saturation power is estimated to be about  $-5$  dBm. Although the device model is not fully developed at the moment, the simulations predict the maximum output power of 4 dBm with a broader small-signal gain bandwidth.

## V. CONCLUSION

A seven-stage differential-mode amplifier using state-of-art InP DHBT devices produces more than 20 dB of small-signal gain over 60 GHz bandwidth centered at 315 GHz. The amplifier containing two  $0.25 \times 6 - \mu\text{m}^2$  HBTs in its last stage that is biased at 1.35 V and 20 mA produces the maximum output power of  $-1.5$  dBm at 325 GHz.

## REFERENCES

- [1] J. D. Albrecht, M. J. Rosker, H. B. Wallace, and T. Chang, "THz electronics projects at DARPA: Transistors, TMICs, and amplifiers," in *IEEE MTT-S Int. Microw. Symp. Dig.*, May 2010, pp. 1118–1121.
- [2] W. R. Deal, X. B. Mei, V. Radisic, K. Leong, S. Sarkozy, B. Gorospe, J. Lee, P. H. Liu, W. Yoshida, J. Zhou, M. Lange, J. Uyeda, and R. Lai, "Demonstration of a 0.48 THz amplifier module using InP HEMT transistors," *IEEE Microw. Wireless Compon. Lett.*, vol. 20, no. 5, pp. 289–291, May 2010.
- [3] V. Radisic, W. R. Deal, K. Leong, X. B. Mei, W. Yoshida, P. H. Liu, J. Uyeda, A. Fung, L. Samoska, T. Gaier, and R. Lai, "A 10-mW sub-millimeter-wave solid-state power-amplifier module," *IEEE Trans. Microw. Theory Tech.*, vol. 58, no. 7, pp. 1903–1909, Jul. 2010.
- [4] H. J. Park, J. S. Rieh, M. Kim, and J. B. Hacker, "300 GHz six-stage differential-mode amplifier," in *IEEE MTT-S Int. Microw. Symp. Dig.*, May 2010, pp. 49–52.
- [5] M. J. W. Rodwell, M. Le, and B. Brar, "InP bipolar ICs: Scaling roadmaps, frequency limits, manufacturable technologies," *Proc. IEEE*, vol. 96, no. 2, pp. 271–286, Feb. 2008.