

A High Power-Efficiency D-Band Frequency Tripler MMIC With Gain Up to 7 dB

Mingquan Bao, Rumen Kozhuharov, and Herbert Zirath, *Fellow, IEEE*

Abstract—A novel frequency tripler consisting of a harmonics generating stage and a converting stage is proposed. A common-emitter transistor in the first stage is used to produce mainly the first to third harmonics, while, a common-emitter transistor in the second stage converts simultaneously the first and the second harmonics into the third harmonic, and also amplifies the third harmonic at the input. The third harmonics obtained from different mechanisms add in favorably phase, and consequently improving the tripler's conversion gain. A proof-of-concept circuit is designed and manufactured in a $0.25\ \mu\text{m}$ InP DHB Technology. The tripler has a conversion gain between 0 dB to 7 dB in the output frequency range from 110 to 155 GHz. It demonstrates also up to 30 dBc rejection ratio of the undesired first, the second and the fourth harmonics. The tripler consumes a dc power of only 45 mW, and achieves a state-of-the-art peak power efficiency of 20.2%, which to the authors' knowledge, is the highest obtained among triplers with positive gain published so far.

Index Terms—DHB Technology, frequency multiplier, InP.

I. INTRODUCTION

FREQUENCY multipliers are often used in micro/millimeter-wave transceivers, to produce a high frequency LO signal for the mixer. A passive multiplier utilizing heterostructure barrier varactor (HBV) [1] or Schottky diode [9] generates high order harmonics, which does not dissipate dc power. However, it suffers from conversion loss and requires a high input power. For example, a W-band HBV tripler has a conversion loss of 6.4 dB, and needs an input power as high as 29 dBm [1]. Consequently, a power amplifier has to be used. The power efficiency of the whole LO chain will consequently be much worse than 23% obtained by HBV tripler itself [1]. Here the power efficiency is defined as $\eta = P_{\text{out}} / (P_{\text{DC}} + P_{\text{in}})$; P_{out} and P_{in} denote the output and input power at frequency of $3f_0$ and f_0 , respectively, P_{DC} denotes dc power consumption.

In contrast, an active multiplier, including a power amplifier sometime, can provide positive conversion gain with low input power. The desired harmonic generated by common emitter/source transistors is extracted by using either a filter [2]–[5], [10] or an injection-locked VCO [6]. Other kinds of active multipliers are based on a conventional mixer [7] or a $\times 2$ sub-har-




Fig. 1. (a) Proposed two stages tripler; (b) in the second stage, the third harmonic ($3f_0$) originates from different sources.

monic mixer [8], to generate double or tripler frequency signal, respectively.

Unfortunately, most of the active multipliers have poor power efficiency. For example, the frequency doublers in [2]–[4] have power efficiency less than 7.4%, and triplers in [6] and [10] have power efficiency of 0.6%, and 1.4%, respectively. On the other hand, the conversion gain of the multipliers for output frequency above 90 GHz is also quite low, the best conversion gain obtained is about 3 dB among the multipliers in [2]–[7].

To improve the conversion gain and power efficiency, a novel two-stage tripler is proposed, as shown in Fig. 1(a). In the first stage, a common-emitter transistor is used to generate the different harmonics, dominated by the first to the third harmonics. In the second cascaded stage, a common-emitter transistor is employed, to convert the first and the second harmonics into the third harmonic and to amplifying also the third harmonic directly, as shown in Fig. 1(b). Adding up all those contributions, it is possible to improve the tripler's conversion gain.

Furthermore, the transistor at the first stage operates in class-B configuration in a harmonic-rich manner, while the transistor at the second stage operates in class-B/C configuration which demonstrates strong nonlinearity. In this case, the two transistors consume quite small dc current and therefore, good power efficiency is achieved.

II. CIRCUIT ANALYSIS AND DESIGN

A. Principle of Operation

The principle of the harmonic generating stage is the same as that of a multiplier based on a common-emitter transistor [2]–[5], which will not be discussed here.

However, it is difficult to investigate the operation of the second stage by an analytic method. Instead, harmonic balance simulations will be carried out in order to understand the contributions of each mechanism to the tripler's output. Namely, the third harmonic obtained by means of multiplying, amplification, as well as mixing, will be calculated separately. In the simulation, the input signal has a power of -2 dBm at a frequency of 50 GHz.

In the simulations, the frequency components generated at the first stage are removed intentionally by using a series connected

Manuscript received June 05, 2013; accepted October 08, 2013. Date of publication December 11, 2013; date of current version February 10, 2014. This work was supported in part by VINNOVA project.

M. Bao is with Broadband Technologies, Ericsson Research, Ericsson AB, Mölndal, SE-43184, Sweden. (e-mail: mingquan.bao@ericsson.com);

R. Kozhuharov is with the Department of Microtechnology and Nanoscience, Chalmers University of Technology, Göteborg SE-412 96, Sweden.

H. Zirath is with the Department of Microtechnology and Nanoscience, Chalmers University of Technology, Göteborg SE-412 96, Sweden and also with Broadband Technologies, Ericsson Research, Ericsson AB, Mölndal SE-43184, Sweden.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LMWC.2013.2290273

TABLE I
SIMULATED OUTPUT POWER AT DIFFERENT CASES

Function of Q_2	f_0	$2f_0$	$3f_0$	P_{out} (dBm)
Multiplication ($\times 3$)	Y	\times	\times	0.5
Amplification	\times	\times	Y	-11.6
Multiplication+Mixing	Y	Y	\times	1.0
Multiplication+Mixing+Amp.	Y	Y	Y	1.5




Fig. 2. (a) Schematic of the tripler; (b) Chip photography (size: $0.56 \text{ mm} \times 0.64 \text{ mm}$).

LC resonator with a ground terminal. In ideal case, the magnitude of impedance of the LC resonator is 0Ω at the resonate frequency, and larger than 600Ω at other harmonic frequencies. The LC resonator does not affect the impedance between two stages except at resonate frequency, since its impedance is much larger than the parallel connected base impedance of the second transistor.

First, two LC resonators with resonate frequency of $2f_0$ and $3f_0$ are used, thus, the input of the second stage is dominated by the first harmonic. The simulated power at $3f_0$ is 0.5 dBm via frequency multiplication ($\times 3$) as shown in the Table I. Secondly, filtering out the first and the second harmonics, the third harmonic ($3f_0$) at the input is amplified, and getting a power of -11.6 dBm (0.1 mW). Thirdly, taking away the third harmonic, in this case, the second stage has dual-function: 1) multiplying ($\times 3$) the first harmonic; 2) mixing the first and the second harmonics. The simulated power at $3f_0$ is 1.0 dBm (1.2 mW). This value is larger than the power obtained by amplification.

Even though the gain of amplification can be increased by dissipating more dc current, the nonlinear converting has better power efficiency than the amplification since the second transistor operates in class-B/C configuration.

If keeping all harmonics at the input of the second stage in the simulation, we get a power of 1.5 dBm (1.4 mW) at $3f_0$, which is roughly equal to the sum of those obtained by the nonlinear converting (1.2 mW) and by the amplifying (0.1 mW).

B. Circuit Design

A proof-of-concept tripler operating at D-band output frequency was designed in a $0.25 \mu\text{m}$ InP DHBT process. Under optimal bias condition, the transistors are able to achieve f_t and f_{max} around 350 and 600 GHz, respectively. The tripler's schematic is shown in Fig. 2(a). The first transistor has two emitter fingers with a length of $10 \mu\text{m}$; the second transistor has one finger. The sizes of two transistors and their biases are selected through optimization with a goal of maximum conversion gain.

The undesired first and second harmonics are suppressed by a fifth order Chebyshev high-pass filter which is built by capacitors, as well as transmission lines as inductors. The capacitances of C_3 and C_4 in the filter are 17 and 21 fF, respectively.




Fig. 3. Simulated S-parameter of the high-pass filter used in the tripler.




Fig. 4. Measured output power of the first, the second, the third, and the fourth harmonics, where thin solid lines represent polynomial data fitting curves for the first, the second, and the fourth harmonics.




Fig. 5. Measured conversion gain and power efficiency.

The transmission lines, L_{c2} , L_{c3} , and L_{c4} , have the same width of $6 \mu\text{m}$, and a length of $105 \mu\text{m}$, $65 \mu\text{m}$, and $185 \mu\text{m}$, respectively. The size of the filter is $110 \times 109 \mu\text{m}^2$. The simulated S-parameter of the filter is shown in Fig. 3. The minimum loss in the pass-band is 0.6 dB.

III. TRIPLER MEASUREMENTS

The tripler's chip photo is shown in Fig. 2(b). The chip size is 0.36 mm^2 , which is the smallest among the multipliers in [1]–[7], [10] partly due to the used multilayer technology.

On-chip measurements are carried out. The output powers at the first, the second, the third, as well as the fourth harmonics are measured. The input power is fixed at 3 dBm, and the frequency of the input signal is swept from 36.7 to 56.7 GHz, correspondingly to the output frequency at third harmonic from 110 to 170 GHz. The first and the second harmonic are measured using Agilent spectrum analyzer 8565EC and Preselected RF section HP 11974V. The third the fourth harmonics are measured using harmonic mixers SAM-170, SAM-220 and a signal source analyzer R&S FSUP, as well as an Erickson PM4 power meter.

TABLE II
SUMMARY OF MULTIPLIERS' PERFORMANCE (OUTPUT FREQUENCY >90 GHz)

Ref.	Process	Outp. freq. Range (GHz)	Outp. Power (dBm)	Conv. Gain (dB)	Reject. (dBc)	Input power (dBm)	$\times N$	P_{DC} (mW)	Eff. (%)	Chip Size (mm ²)
[2]	0.1 μ m InP HEMT	158 - 172	5	-2	--	7	$\times 2$	95.2	3.3	1.3
[3]	50 nm mHEMT	150 - 220	4.8	-7.2	--	12	$\times 2$	25	7.4	1.3
[4]	100nm mHEMT	110 - 130	5	3	--	2	$\times 2$	62.5	4.9	1.8
[5]	0.13 μ m SiGe HBT	215-240	-3	-3	--	0	$\times 2$	630	0.1	0.61
[6]	90nm CMOS	91~97	-12.5	-18.5	>17	-1	$\times 3$	5.5	0.6	0.49
[7]	2 μ m InP DHBT	0~100	-11	1	>24	-9	$\times 2$	730	0.01	2.24
[10]	50nm mHEMT	140	-1.5	-11	--	9.5	$\times 3$	40	1.4	1.5
This work	250nm InP DHBT	119-135	10	7	30	3	$\times 3$	45	12	0.36




Fig. 6. Conversion gain versus input power at different frequencies.




Fig. 7. Power efficiency versus input power at different frequencies.

As shown in Fig. 4, the tripler is able to deliver 10 dBm output power around 130 GHz. It demonstrates 30 dBc suppression of the first, the second, and the fourth harmonics. In the frequency range from 110 to 155 GHz, the tripler has an output power larger than 3 dBm, with minimum 20 dBc rejection ratio of the first, the second, and the fourth harmonic. The tripler's conversion gain is plotted in Fig. 5. Around 130 GHz, it achieves 7 dB conversion gain. This tripler has a 3 dB bandwidth from 119 to 135 GHz (12.6% relative bandwidth) and positive gain from 110 to 155 GHz.

The tripler consumes only 45 mW dc power at a collector voltage of 1.6 V. The base bias voltage for the first and the second transistor are 1.19 V and 0.9 V, respectively. The dc power dissipation of two transistors is comparable. The tripler's power efficiency is plotted in Fig. 5. It is larger than 12% in the 3 dB bandwidth from 119 to 135 GHz. The peak power efficiency is 20.2% at 130 GHz and input power 4 dBm.

The tripler's conversion gain depends on the input power, as shown in Fig. 6. The conversion gain peaks at a power of -2 dBm for 128 GHz signal and at 2 dBm for 150 GHz signal. This tripler is able to deliver maximum output power above 10 dBm ($P_{out} = P_{in} + \text{Conv. Gain}$) with input power of 1 dBm at 128 GHz and 7 dBm at 150 GHz.

As shown in Fig. 7, the power efficiency is also a function of the input power. At a frequency of 128, 134, and 140 GHz, the power efficiencies are larger than 20%, at an input power larger than 1, 4, and 8 dBm, respectively.

Finally, the performance of the multipliers with output frequency higher than 90 GHz in the literature is listed in Table II. It can be seen that the proposed tripler achieves state-of-the-art power efficiency, conversion gain, and relatively high output power, as well as smallest chip size.

IV. CONCLUSION

A novel tripler consisting of two cascaded common-emitter transistors is demonstrated, featuring good conversion gain, relatively high output power, and very high power efficiency. It is able to deliver an output power larger than 10 dBm. Consequently, such a tripler is suitable to be used for the D-Band LO chain.

ACKNOWLEDGMENT

The authors wish to thank Dr. B. Hansson, Dr. Y. Li, Dr. O. Tageman, P. Ligander, and Dr. J. Hansryd for their support.

REFERENCES

- [1] A. Malko, T. Bryllert, J. Vukusic, and J. Stake, "High efficiency and broad-band operation of monolithically integrated W-band HBV frequency tripler," in *Proc. Int. Conf. InP Rel. Mater. (IPRM)*, 2012, [CD ROM].
- [2] V. Radisic, M. Micovic, M. Hu, P. Janke, C. Ngo, L. Nguyen, L. Samoska, and M. Morgan, "164-GHz MMIC HEMT doubler," *IEEE Microw. Wireless Compon. Lett.*, vol. 11, no. 6, pp. 241–243, Jun. 2001.
- [3] C. Schworer, Y. C. Roca, A. Leuther, A. Tessmann, M. Seelmann-Eggebert, H. Massler, M. Schlechtweg, and G. Weimann, "A 150 to 220 GHz balanced doubler MMIC using a 50 nm metamorphic HEMT technology," in *Proc. 13th Eur. Gallium Arsenide Other Compound Semiconduct. Appl. Symp.*, 2005, pp. 565–568.
- [4] M. Abbasi, R. Kozhuharov, C. Kärmfelt, I. Angelov, I. Kallfass, A. Leuther, and H. Zirath, "Single-chip frequency multiplier chains for millimeter-wave signal generation," *IEEE Trans. Microw. Theory Tech.*, vol. 57, no. 12, pp. 3134–3142, Dec. 2009.
- [5] E. Öjefors, B. Heinemann, and U. R. Pfeiffer, "Active 220- and 325-GHz frequency multiplier chains in an SiGe HBT technology," *IEEE Trans. Microw. Theory Tech.*, vol. 59, no. 5, pp. 1311–1318, May 2011.
- [6] Y. L. Yeh and H. Y. Chang, "A W-band wide locking range and low dc power injection-locked frequency tripler using transformer coupler technique," *IEEE Trans. Microw. Theory Tech.*, vol. 61, no. 2, pp. 860–870, Feb. 2011.
- [7] V. Puyal, A. Konczykowska, P. Nouet, S. Bernard, S. Blayac, F. Jorge, M. Riet, and J. Godin, "DC-100-GHz frequency doublers in InP DHBT technology," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 4, pp. 1311–1318, Apr. 2005.
- [8] B. R. Jackson, F. Mazzilli, and C. E. Saavedra, "A frequency tripler using a subharmonic mixer and fundamental cancellation," *IEEE Trans. Microw. Theory Tech.*, vol. 57, no. 5, pp. 1083–1090, May 2009.
- [9] J. V. Siles and J. Grajal, "Physics based design and optimization of Schottky diode frequency multipliers for terahertz applications," *IEEE Trans. Microw. Theory Tech.*, vol. 58, no. 7, pp. 1933–1942, Jul. 2005.
- [10] Y. Campos-Roca, C. Schwörer, A. Leuther, and M. Seelmann-Eggebert, "G-Band metamorphic HEMT-based frequency multipliers," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 7, pp. 2983–2992, Jul. 2006.